

Features

- > Conforms to battery manufacturers' charge recommendations for cyclic and float charge
- ➤ Pin selectable charge algorithms
 - Two-Step Voltage with temperature-compensated constant-voltage maintenance
 - Two-Step Current with constant-rate pulsed current maintenance
 - Pulsed Current: hysteretic, on-demand pulsed current
- Pin-selectable charge termination by maximum voltage, Δ²V, minimum current, and maximum time
- Pre-charge qualification detects shorted, opened, or damaged cells and conditions battery
- ➤ Charging continuously qualified by temperature and voltage limits
- ➤ Internal temperaturecompensated voltage reference

Lead-Acid Fast Charge IC

- ➤ Pulse-width modulation control
 - Ideal for high-efficiency switch-mode power conversion
 - Configurable for linear or gated current use
- Direct LED control outputs display charge status and fault conditions

General Description

The bq2031 Lead-Acid Fast Charge IC is designed to optimize charging of lead-acid chemistry batteries. A flexible pulse-width modulation regulator allows the bq2031 to control constant-voltage, constant-current, or pulsed-current charging. The regulator frequency is set by an external capacitor for design flexibility. The switch-mode design keeps power dissipation to a minimum for high charge current applications.

A charge cycle begins when power is applied or the battery is replaced. For safety, charging is inhibited until the battery voltage is within configured limits. If the battery voltage is less than the low-voltage threshold, the bq2031 provides trickle-current charging until the voltage rises into the allowed range or an internal timer runs out and places the bq2031 in a Fault condition. This procedure prevents high-current charging of cells that are possibly damaged or reversed. Charging is inhibited anytime the temperature of the battery is outside the configurable, allowed range. All voltage thresholds are temperature compensated.

The bq2031 terminates fast (bulk) charging based on the following:

- Maximum voltage
- Second difference of cell voltage $(\Delta^2 V)$
- Minimum current (in constant voltage charging)
- Maximum time-out (MTO)

After bulk charging, the bq2031 provides temperature-compensated maintenance (float) charging to maintain battery capacity.

Pin Connections

Pin Names

тмто	Time-out timebase input	LED3/ QSEL	Charge status output 3/ Charge algorithm select
FLOAT	State control output		input 1
BAT	Battery voltage input	СОМ	Common LED output
VCOMP	Voltage loop comp input	Vss	System ground
ICOMP	Current loop comp input	Vcc	5.0V±10% power
IGSEL	Current gain select input	MOD	Modulation control output
SNS	Sense resistor input	LED ₁ / TSEL	Charge status output 1/ Charge algorithm select
TS	Temperature sense input		input 2
TPWM	Regulator timebase input	LED ₂ / DSEL	Charge status output 2/ Display select input

scriptions	COM	Common LED output
Time-out timebase input		Common output for LED ₁₋₃ . This output is in a high-impedance state during initializa-
This input sets the maximum charge time. The resistor and capacitor values are deter-		tion to read program inputs on TSEL QSEL, and DSEL.
resistor/capacitor connection.	QSEL	Charge regulation select input
Float state control output		With TSEL, selects the charge algorithm See Table 1.
This open-drain output uses an external resistor divider network to control the BAT	MOD	Current-switching control output
input voltage threshold (V_{FLT}) for the float charge regulation. See Figure 1.		MOD is a pulse-width modulated push/pul output that is used to control the charging
Battery voltage input		current to the battery. MOD switches high to enable current flow and low to inhibit cur
BAT is the battery voltage sense input. This potential is generally developed using a high-	LED ₁₋₃	rent flow. Charger display status 1–3 outputs
nected between the positive and the negative		These charger status output drivers are for
terminals of the battery. See Figure 6 and equation 2.		the direct drive of the LED display. Display modes are shown in Table 2. These outputs are
Voltage loop compensation input		tri-stated during initialization so that QSEL TSEL, and DSEL can be read.
This input uses an external C or R-C network for voltage loop stability.	DSEL	Display select input
Current gain select input		This three-level input controls the LED ₁₋₁ charge display modes. See Table 2.
This three-state input is used to set I_{MIN} for fast charge termination in the Two-Step Volt-	TSEL	Termination select input
age algorithm and for maintenance current regulation in the Two-Step Current algorithm. See Tables 3 and 4.		With QSEL, selects the charge algorithm See Table 1.
Current loop compensation input	Vcc	V _{CC} supply
This input uses an external C or R-C net-		5.0V, ± 10% power
	VSS	Ground
	Func	tional Description
developed on this pin by an external sense	The bq20	31 functional operation is described in terms of
low side of the battery. See equation 8.	■ Charge	e algorithms
Temperature sense input	■ Charge	e qualification
This input is for an external battery tem-	- 17	e status display
external resistor divider network sets the lower and upper temperature thresholds. See	- 2	e and current monitoring
lower and upper temperature thresholds. See	- Tempe	A CONTROLLING
Figures 7 and 8 and equations 4 and 5.	Fast cl	harge termination
Figures 7 and 8 and equations 4 and 5. Regulation timebase input		harge termination enance charging
	Time-out timebase input This input sets the maximum charge time. The resistor and capacitor values are determined using equation 6. Figure 9 shows the resistor/capacitor connection. Float state control output This open-drain output uses an external resistor divider network to control the BAT input voltage threshold (VFLT) for the float charge regulation. See Figure 1. Battery voltage input BAT is the battery voltage sense input. This potential is generally developed using a high-impedance resistor divider network connected between the positive and the negative terminals of the battery. See Figure 6 and equation 2. Voltage loop compensation input This input uses an external C or R-C network for voltage loop stability. Current gain select input This three-state input is used to set Imin for fast charge termination in the Two-Step Voltage algorithm and for maintenance current regulation in the Two-Step Current algorithm. See Tables 3 and 4. Current loop compensation input This input uses an external C or R-C network for current loop stability. Charging current sense input Battery current is sensed via the voltage developed on this pin by an external sense resistor, Rsns, connected in series with the low side of the battery. See equation 8. Temperature sense input This input is for an external battery temperature monitoring thermistor or probe. An	Time-out timebase input This input sets the maximum charge time. The resistor and capacitor values are determined using equation 6. Figure 9 shows the resistor/capacitor connection. Float state control output This open-drain output uses an external resistor divider network to control the BAT input voltage threshold (VFLT) for the float charge regulation. See Figure 1. Battery voltage input BAT is the battery voltage sense input. This potential is generally developed using a high-impedance resistor divider network connected between the positive and the negative terminals of the battery. See Figure 6 and equation 2. Voltage loop compensation input This input uses an external C or R-C network for voltage loop stability. Current gain select input This three-state input is used to set Imin for fast charge termination in the Two-Step Voltage algorithm and for maintenance current regulation in the Two-Step Current algorithm. See Tables 3 and 4. Current loop compensation input This input uses an external C or R-C network for current loop stability. Charging current sense input Battery current is sensed via the voltage developed on this pin by an external sense resistor, RSNS, connected in series with the low side of the battery. See equation 8. Temperature sense input This input is for an external battery temperature monitoring thermistor or probe. An Voltage

Charge Algorithms

Three charge algorithms are available in the bq2031:

- Two-Step Voltage
- Two-Step Current
- Pulsed Current

The state transitions for these algorithms are described in Table 1 and are shown graphically in Figures 2 through 4. The user selects a charge algorithm by configuring pins QSEL and TSEL.

Charge Qualification

The bq2031 starts a charge cycle when power is applied while a battery is present or when a battery is inserted. Figure 1 shows the state diagram for pre-charge qualification and temperature monitoring. The bq2031 first checks that the battery temperature is within the allowed, user-configurable range. If the temperature is out-of-range (or the thermistor is missing), the bq2031 enters the Charge Pending state and waits until the battery temperature is within the allowed range. Charge Pending is annunciated by LED3 flashing.

Thermal monitoring continues throughout the charge cycle, and the bq2031 enters the Charge Pending state anytime the temperature is out of range. (There is one exception; if the bq2031 is in the Fault state—see below—the out-of-range temperature is not recognized




Figure 1. Cycle Start/Battery Qualification State Diagram

Table 1. bq2031 Charging Algorithms

Algorithm/State	QSEL	TSEL	Conditions	MOD Output
Two-Step Voltage	L	H/LNote 1		
Fast charge, phase 1			while $V_{BAT} < V_{BLK}$, $I_{SNS} = I_{MAX}$	Current regulation
Fast charge, phase 2			while $I_{SNS} > I_{MIN}$, $V_{BAT} = V_{BLK}$	Voltage regulation
Primary termination			$I_{SNS} = I_{MIN}$	
Maintenance			$V_{BAT} = V_{FLT}$	Voltage regulation
Two-Step Current	Н	L		
Fast charge			while $V_{BAT} < V_{BLK}$, $I_{SNS} = I_{MAX}$	Current regulation
Primary termination			$V_{BAT} = V_{BLK} \text{ or } \Delta^2 V < -8mV^{Note 2}$	
Maintenance			I _{SNS} pulsed to average I _{FLT}	Fixed pulse current
Pulsed Current	Н	Н		
Fast charge			while VBAT < VBLK, ISNS = IMAX	Current regulation
Primary termination			$V_{BAT} = V_{BLK}$	
Maintenance			$I_{SNS} = I_{MAX}$ after $V_{BAT} = V_{FLT}$; $I_{SNS} = 0$ after $V_{BAT} = V_{BLK}$	Hysteretic pulsed current

Notes:

- 1. May be high or low, but do not float.
- 2. A Benchmarq proprietary algorithm for accumulating successive differences between samples of VBAT.

until the bq2031 leaves the Fault state.) All timers are suspended (but not reset) while the bq2031 is in Charge Pending. When the temperature comes back into range, the bq2031 returns to the point in the charge cycle where the out-of-range temperature was detected.

When the temperature is valid, the bq2031 performs two tests on the battery. In test 1, the bq2031 regulates a voltage of $V_{\rm FLT}$ + 0.25V across the battery and observes Isns. If Isns does not rise to at least Icond within a time-out period (e.g., the cell has failed open), the bq2031 enters the Fault state. If test 1 passes, the bq2031 then regulates current to Icond (= Imax/5) and watches $V_{\rm BAT}$. If $V_{\rm BAT}$ does not rise to at least $V_{\rm FLT}$ within a time-out period (e.g., the cell has failed short), again the bq2031 enters the Fault state. A hold-off period is enforced at the beginning of qualification test 2 before the bq2031 recognizes its "pass" criterion. If this second test passes, the bq2031 begins fast (bulk) charging.

Once in the Fault state, the bq2031 waits until $V_{\rm CC}$ is cycled or a battery insertion is detected. It then starts a new charge cycle and begins the qualification process again.

Charge Status Display

Charge status is annunciated by the LED driver outputs LED₁-LED₃. Three display modes are available in the bq2031; the user selects a display mode by configuring pin DSEL. Table 2 shows the three modes and their programming pins.

The bq2031 does not distinguish between an over-voltage fault and a "battery absent" condition. The bq2031 enters the Fault state, annunciated by turning on LED₃, whenever the battery is absent. The bq2031, therefore, gives an indication that the charger is on even when no battery is in place to be charged.

Table 2. bq2031 Display Output Summary

Mode	Charge Action State	LED ₁	LED ₂	LED ₃
	Battery absent or over-voltage fault	Low	Low	High
	Pre-charge qualification	Flash	Low	Low
DSEL = 0	Fast charging	High	Low	Low
(Mode 1)	Maintenance charging	Low	High	Low
The same	Charge pending (temperature out of range)	X	X	Flash
	Charging fault	X	X	High
DSEL = 1 (Mode 2)	Battery absent or over-voltage fault	Low	Low	High
	Pre-charge qualification	High	High	Low
	Fast charge	Low	High	Low
	Maintenance charging	High	Low	Low
	Charge pending (temperature out of range)	X	X	Flash
	Charging fault	X	X	High
	Battery absent or over-voltage fault	Low	Low	High
	Pre-charge qualification	Flash	Flash	Low
DODY TO	Fast charge: current regulation	Low	High	Low
DSEL = Float (Mode 3)	Fast charge: voltage regulation	High	High	Low
	Maintenance charging	High	Low	Low
	Charge pending (temperature out of range)	X	X	Flash
The later of the later	Charging fault	X	X	High

Notes:

 $1 = V_{CC}$; $0 = V_{SS}$; X = LED state when fault occurred; Flash = $\frac{1}{6}$ sec. low, $\frac{1}{6}$ sec high. In the Pulsed Current algorithm, the bq2031 annunciates maintenance when charging current is off and fast charge whenever charging current is on.




Figure 2. Two-Step Voltage Algorithm




Figure 3. Two-Step Current Algorithm




Figure 4. Pulsed Current Algorithm

Configuring Algorithm and Display Modes

QSEL/LED₃, DSEL/LED₂, and TSEL/LED₁ are bi-directional pins with two functions; they are LED driver pins as outputs and programming pins for the bq2031 as inputs. The selection of pull-up, pull-down, or no pull resistor programs the charging algorithm on QSEL and TSEL per Table 1 and the display mode on DSEL per Table 2. The bq2031 latches the program states when any of the following events occurs:

- 1. VCC rises to a valid level.
- 2. The bg2031 leaves the Fault state.
- 3. The bg2031 detects battery insertion.

The LEDs will go blank for approximately 750ms (typical) while new programming data is latched.

For example, Figure 5 shows the bq2031 configured for the Pulsed Current algorithm and display mode 2.

Voltage and Current Monitoring

The bq2031 monitors battery pack voltage at the BAT pin. A voltage divider between the positive and negative terminals of the battery pack is used to present a scaled battery pack voltage to the BAT pin and an appropriate value for regulation of float (maintenance) voltage to the FLOAT pin. The bq2031 also uses the voltage across a




Figure 6. Configuring the Battery Divider

sense resistor (R_{SNS}) between the negative terminal of the battery pack and ground to monitor current. See Figure 6 for the configuration of this network.




Figure 5. Configuring Charging Algorithm and Display Mode

The resistor values are calculated from the following: Equation 1

$$\frac{RB1}{RB2} = \frac{(N * V_{FLT})}{2.2V} - 1$$

Equation 2

$$\frac{\mathrm{RB1}}{\mathrm{RB2}} + \frac{\mathrm{RB1}}{\mathrm{RB3}} = \left(\frac{\mathrm{N}*V_{\mathrm{BLK}}}{2.2}\right) - 1$$

Equation 3

$$I_{MAX} = \frac{0.275V}{R_{SNS}}$$

where:

- N = Number of cells
- V_{FLT} = Desired float voltage
- V_{BLK} = Desired bulk charging voltage
- I_{MAX} = Desired maximum charge current

These parameters are typically specified by the battery manufacturer. The total resistance presented across the battery pack by RB1 + RB2 should be between $150 k\Omega$ and $1 M\Omega$. The minimum value ensures that the divider network does not drain the battery excessively when the power source is disconnected. Exceeding the maximum value increases the noise susceptibility of the BAT pin.

An empirical procedure for setting the values in the resistor network is as follows:

- 1. Set RB2 to 49.9 k Ω . (for 3 to 18 series cells)
- 2. Determine RB1 from equation 1 given VFLT
- 3. Determine RB3 from equation 2 given VBLK
- 4. Calculate Rsns from equation 3 given IMAX

Battery Insertion and Removal

The bq2031 uses VBAT to detect the presence or absence of a battery. The bq2031 determines that a battery is present when VBAT is between the High-Voltage Cutoff (VHCO = 0.6 * VCC) and the Low-Voltage Cutoff (VLCO = 0.8V). When VBAT is outside this range, the bq2031 determines that no battery is present and transitions to the Fault state. Transitions into and out of the range between VLCO and VHCO are treated as battery insertions and removals, respectively. Besides being used to detect battery insertion, the VHCO limit implicitly serves as an over-voltage charge termination, because exceeding this limit causes the bq2031 to believe that the battery has been removed.

The user must include a pull-up resistor from the positive terminal of the battery stack to VDC (and a diode to prevent battery discharge through the power supply when the supply is turned off) in order to detect battery removal during periods of voltage regulation. Voltage regulation occurs in pre-charge qualification test 1 prior to all of the fast charge algorithms, and in phase 2 of the Two-Step Voltage fast charge algorithm.

Temperature Monitoring

The bq2031 monitors temperature by examining the voltage presented at the TS pin by a resistor network that includes a Negative Temperature Coefficient (NTC) thermistor. Resistance variations around that value are interpreted as being proportional to the battery temperature (see Figure 7).

The temperature thresholds used by the bq2031 and their corresponding TS pin voltage are:

- TCO—Temperature cutoff—Higher limit of the temperature range in which charging is allowed. V_{TCO} = 0.4 * V_{CC}
- HTF—High-temperature fault—Threshold to which temperature must drop after temperature cutoff is exceeded before charging can begin again. $V_{HTF} = 0.44 * V_{CC}$




Figure 7. Voltage Equivalent of Current Thresholds

■ LTF—Low-temperature fault—Lower limit of the temperature range in which charging is allowed. $V_{\rm LTF}$ = 0.6 * $V_{\rm CC}$

A resistor divider network must be implemented that presents the defined voltage levels to the TS pin at the desired temperatures (see Figure 8).

The equations for determining RT1 and RT2 are:

Equation 4

$$0.6*V_{CC} = \frac{(V_{CC} - 0.275)}{1 + \frac{RT1*(RT2 + R_{LTF})}{(RT2*R_{LTF})}}$$

Equation 5

$$0.44 = \frac{1}{1 + \frac{RT1*(RT2 + R_{HTF})}{(RT2*R_{HTF})}}$$

where:

- RLTF = thermistor resistance at LTF
- R_{HTF} = thermistor resistance at HTF

TCO is determined by the values of RT1 and RT2. 1% resistors are recommended.

Disabling Temperature Sensing

Temperature sensing can be disabled by placing a $10k\Omega$ resistor between TS and SNS.

Temperature Compensation

The internal voltage reference used by the bq2031 for all voltage threshold determinations is compensated for temperature. The temperature coefficient is -3.9mV/°C, normalized to 25°C. Voltage thresholds in the bq2031 vary by this proportion as ambient conditions change.

Fast Charge Termination

Fast charge termination criteria are programmed with the fast charge algorithm per Table 1. Note that not all criteria are applied in all algorithms.




Figure 8. Configuring Temperature Sensing

Minimum Current

Fast charge terminates when the charging current drops below a minimum current threshold programmed by the value of IGSEL (see Table 3). This is used by the Two-Step Voltage algorithm.

Table 3. I_{MIN} Termination Thresholds

IGSEL	I _{MIN}
0	I _{MAX} /10
1	I _{MAX} /20
Z	I _{MAX} /30

Second Difference (Δ^2 V)

Second difference is a Benchmarq proprietary algorithm that accumulates the difference between successive samples of V_{BAT} . The bq2031 takes a sample and makes a termination decision at a frequency equal to 0.008 * t_{MTO} . Fast charge terminates when the accumulated difference is \leq -8mV. Second difference is used only in the Two-Step Current algorithm, and is subject to a hold-off period (see below).

Maximum Voltage

Fast charge terminates when $V_{BAT} \ge V_{BLK}$. V_{BLK} is set per equation 2. Maximum voltage is used for fast charge termination in the Two-Step Current and Pulsed Current algorithms, and for transition from phase 1 to phase 2 in the Two-Step Voltage algorithm. This criterion is subject to a hold-off period.

Hold-off Periods

Maximum V and $\Delta^2 V$ termination criteria are subject to a hold-off period at the start of fast charge equal to 0.15 * t_{MTO}. During this time, these termination criteria are ignored.

Maximum Time-Out

Fast charge terminates if the programmed MTO time is reached without some other termination shutting off fast charge. MTO is programmed from 1 to 24 hours by an R-C network on TMTO (see Figure 9) per the equation:

Equation 6

$$t_{MTO} = 0.5 * R * C$$

Where R is in $k\Omega$ and C is in $\mu F,~t_{MTO}$ is in hours. Typically, the maximum value for C of $0.1\mu F$ is used.

Fast charge termination by MTO is a Fault only in the Pulsed Current algorithm; the bq2031 enters the Fault state and waits for a new battery insertion, at which time it begins a new charge cycle. In the Two-Step Voltage and Two-Step Current algorithms, the bq2031 transitions to the maintenance phase on MTO time-out.

The MTO timer starts at the beginning of fast charge. In the Two-Step Voltage algorithm, it is cleared and restarted when the bq2031 transitions from phase 1 (current regulation) to phase 2 (voltage regulation). The MTO timer is suspended (but not reset) during the out-of-range temperature (Charge Pending) state.




Figure 9. R-C Network for Setting MTO

Maintenance Charging

Three algorithms are used in maintenance charging:

- Two-Step Voltage algorithm
- Two-Step Current algorithm
- Pulsed Current algorithm

Two-Step Voltage Algorithm

In the Two-Step Voltage algorithm, the bq2031 provides charge maintenance by regulating charging voltage to $V_{\rm FLT}.$ Charge current during maintenance is limited to $I_{\rm COND}.$

Two-Step Current Algorithm

Maintenance charging in the Two-Step Current Algorithm is implemented by varying the period (P) of a fixed current ($I_{COND} = I_{MAX}/5$) and duration ($\frac{1}{8}$ th second) pulse to achieve the configured average maintenance current value. See Figure 10.

Maintenance current can be calculated by:

Equation 7

$$\label{eq:maintenance current} \begin{aligned} \text{Maintenance current} &= \frac{((1/8)*I_{COND})}{P} = \frac{((1/40)*I_{MAX})}{P} \end{aligned}$$

where P is the period of the waveform in seconds.

Table 4 gives the values of P programmed by IGSEL.

Table 4. Fixed-Pulse Period by IGSEL

IGSEL	Period (sec.)		
L	1/4		
Н	1/2		
Z	1		

Pulsed Current Algorithm

In the Pulsed Current algorithm, charging current is turned off after the initial fast charge termination until V_{BAT} falls to V_{FLT} . Full fast charge current (I_{MAX}) is then re-enabled to the battery until V_{BAT} rises to V_{BLK} . This cycle repeats indefinitely.

Charge Regulation

The bq2031 controls charging through pulse-width modulation of the MOD output pin, supporting both constant-current and constant-voltage regulation. Charge current is monitored by the voltage at the SNS pin, and charge voltage by voltage at the BAT pin. These voltages are compared to an internal temperature-compensated reference, and the MOD output modulated to maintain the desired value.

Voltage at the SNS pin is determined by the value of resistor $R_{\rm SNS}$, so nominal regulated current is set by:

Equation 8

$$I_{MAX} = 0.275V/R_{SNS}$$

The switching frequency of the MOD output is determined by an external capacitor (CPWM) between the pin TPWM and ground, per the following:

Equation 9

$$F_{PWM} = 0.1/C_{PWM}$$

Where C is in μ F and F is in kHz. A typical switching rate is 100kHz, implying $C_{PWM}=0.001\mu$ F. MOD pulse width is modulated between 0 and 80% of the switching period.

To prevent oscillation in the voltage and current control loops, frequency compensation networks (C or R-C) are typically required on the VCOMP and ICOMP pins (respectively) to add poles and zeros to the loop control equations. A software program, "CNFG2031," is available to assist in configuring these networks for buck type regulators. For more detail on the control loops in buck topology, see the application note, "Compensating the bq2031 in Buck-Mode Switching Applications." For assistance with other power supply topologies, contact the factory.




Figure 10. Implementation of Fixed-Pulse Maintenance Charge

Absolute Maximum Ratings

Symbol	Parameter	Minimum	Maximum	Unit	Notes
Vcc	V _{CC} relative to V _{SS}	-0.3	+7.0	V	
V_{T}	DC voltage applied on any pin excluding V_{CC} relative to V_{SS}	-0.3	+7.0	V	
		-20	+70	°C	Commercial
TOPR	Operating ambient temperature	-40	+85	°C	Industrial "N"
TSTG	Storage temperature	-55	+125	°C	
TSOLDER	Soldering temperature		+260	°C	10 sec. max.
TBIAS	Temperature under bias	-40	+85	°C	

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

DC Thresholds (TA = TOPR; VCC = 5V ±10%)

Symbol	Parameter	Rating	Unit	Tolerance	Notes
	Internal reference voltage	2.20	V	1%	T _A = 25°C
VREF	Temperature coefficient	-3.9	mV/°C	10%	
$V_{ m LTF}$	TS maximum threshold	0.6 * V _{CC}	v	±0.03V	Low-temperature fault
V_{HTF}	TS hysteresis threshold	0.44 * V _{CC}	v	±0.03V	High-temperature fault
V_{TCO}	TS minimum threshold	0.4 * V _{CC}	v	±0.03V	Temperature cutoff
V_{HCO}	High cutoff voltage	0.60 * V _{CC}	v	±0.03V	
V _{MIN}	Under-voltage threshold at BAT	0.34 * V _{CC}	v	±0.03V	TAKE AND THE PARTY OF THE PARTY
V_{LCO}	Low cutoff voltage	0.8	V	±0.03V	
37	C	0.275	V	10%	I _{MAX}
VSNS	Current sense at SNS	0.05	V	10%	ICOND

Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
Vcc	Supply voltage	4.5	5.0	5.5	V	
V _{TS}	Thermistor input	0	-	Vcc	V	
VTEMP	TS voltage potential	0	-	Vcc	V	V _{TS} - V _{SNS}
VBAT	BAT voltage potential	0	-	V _{CC}	V	V _{BAT} - V _{SNS}
Icc	Supply current	-	2	4	mA	Outputs unloaded
	DSEL tri-state open detection	-2		2	μА	Note 2
I _{IZ}	IGSEL tri-state open detection	-2		2	μА	
		V _{CC} -1.0		-	V	QSEL,TSEL
V_{IH}	Logic input high	V _{CC} -0.3	-		V	DSEL, IGSEL
ala tyge f				V _{SS} +1.0	V	QSEL,TSEL
V_{IL}	Logic input low	her-educ		V _{SS} +0.3	V	DSEL, IGSEL
	LED ₁ , LED ₂ , LED ₃ , output high	V _{CC} -0.8	-	- 1	V	$I_{OH} \le 10 mA$
V _{OH}	MOD output high	V _{CC} -0.8			V	$I_{OH} \le 10mA$
	LED ₁ , LED ₂ , LED ₃ , output low	1.		V _{SS} +0.8V	V	$I_{OL} \le 10 mA$
	MOD output low			V _{SS} +0.8V	V	$I_{OL} \le 10 mA$
V_{OL}	FLOAT output low	May E	n, st <u>i</u> san	V _{SS} +0.8V	V	I _{OL} ≤ 5mA, Note 3
	COM output low	-		V _{SS+} 0.5	V	$I_{OL} \le 30 \text{mA}$
	LED ₁ , LED ₂ , LED ₃ , source	-10			mA	$V_{OH} = V_{CC} - 0.5V$
Іон	MOD source	-5.0			mA	$V_{OH} = V_{CC} - 0.5V$
	LED ₁ , LED ₂ , LED ₃ , sink	10	-		mA	$V_{\rm OL} = V_{\rm SS} + 0.5 V$
IoL	MOD sink	5			mA	$V_{\rm OL} = V_{\rm SS} + 0.8V$
-01	FLOAT sink	5			mA	V _{OL} = V _{SS} +0.8V, Note 3
	COM sink	30		-	mA	$V_{\rm OL} = V_{\rm SS} + 0.5 V$
$I_{\rm IL}$	DSEL logic input low source	-	- 85	+30	μА	$V = V_{SS}$ to V_{SS} + 0.3V, Note 2
	IGSEL logic input low source	9 -		+70	μА	$V = V_{SS}$ to V_{SS} + 0.3 V
I _{IH}	DSEL logic input high source	-30	ang in	-	μА	$V = V_{CC} - 0.3V \text{ toV}_{CC}$
	IGSEL logic input high source	-70	15.6	-	μА	$V = V_{CC} - 0.3V \text{ toV}_{CC}$
I_L	Input leakage			±1	μА	QSEL, TSEL, Note 2

Notes:

1. All voltages relative to Vss.

2. Conditions during initialization after V_{CC} applied.

3. SNS = 0V

Impedance

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
RBATZ	BAT pin input impedance	50	-	-	ΜΩ	
RSNSZ	SNS pin input impedance	50	-	-	$M\Omega$	
RTSZ	TS pin input impedance	50	-		$M\Omega$	
R _{PROG1}	Soft-programmed pull-up or pull-down resistor value (for programming)	-	-	10	kΩ	DSEL, TSEL, and QSEL
R _{PROG2}	Pull-up or pull-down resistor value		-	3	kΩ	IGSEL
R _{MTO}	Charge timer resistor	20		480	kΩ	


Timing (TA = TOPR; VCC = 5V ±10%)


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
tmto	Charge time-out range	1	-	24	hours	See Figure 9
tQT1	Pre-charge qual test 1 time-out period		0.02t _{MTO}	-	-	
tQT2	Pre-charge qual test 2 time-out period		0.16t _{MTO}			
t_{DV}	$\Delta^2 V$ termination sample frequency		0.008t _{MTO}	- 1		
t _{H01}	Pre-charge qual test 2 hold-off period	-	0.002t _{MTO}	0.00		一つ代ン技術は
t _{H02}	Bulk charge hold-off period		0.015t _{MTO}	-	-	
FPWM	PWM regulator frequency range	-	100		kHz	See Equation 9

Capacitance

Symbol	Parameter	Minimum	Typical	Maximum	Unit
C _{MTO}	Charge timer capacitor	-	0.1	0.1	μF
Срум	PWM R-C capacitance		0.001	-	μF

16-Pin DIP Narrow (PN)






16-Pin PN (0.300" DIP)

	Inc	hes	Millimeters	
Dimension	Min.	Max.	Min.	Max.
A	0.160	0.180	4.06	4.57
A1	0.015	0.040	0.38	1.02
В	0.015	0.022	0.38	0.56
B1	0.055	0.065	1.40	1.65
С	0.008	0.013	0.20	0.33
D	0.740	0.770	18.80	19.56
E	0.300	0.325	7.62	8.26
E1	0.230	0.280	5.84	7.11
е	0.300	0.370	7.62	9.40
G	0.090	0.110	2.29	2.79
L	0.115	0.150	2.92	3.81
S	0.020	0.040	0.51	1.02

16-Pin SOIC Narrow (SN)



16-Pin SN (0.150" SOIC)

	Inches		Millimeters	
Dimension	Min.	Max.	Min.	Max.
A	0.060	0.070	1.52	1.78
A1	0.004	0.010	0.10	0.25
В	0.013	0.020	0.33	0.51
С	0.007	0.010	0.18	0.25
D	0.385	0.400	9.78	10.16
E	0.150	0.160	3.81	4.06
е	0.045	0.055	1.14	1.40
Н	0.225	0.245	5.72	6.22
L	0.015	0.035	0.38	0.89

Data Sheet Revision History

Changes from June 1995 A data sheet to Dec. 1995 B:

- Clarified and consolidated descriptions.
- 2. Renamed:
 - Dual-Level Constant-Current Mode to Two-Step Current mode.
 - V_{MC}V to V_{HC}O
 - VINT to VLCO
 - tuv1 to tQT1
 - tuv2 to tQT2
- 3. Consolidated Tables 1 and 2.
- 4. Added figures:
 - Start-up states
 - Temperature sense input voltage thresholds
 - Pulsed maintenance current implementation
- 5. Updated Figures 1 through 6.
- 6. Added thermistor divider network configuration equations.
- 7. Raised condition for MOD V_{OL} and V_{OH} parameters from $\leq 5mA$ to $\leq 10\mu A$.
- 8. Corrected conditions for V_{SNS} rating from V_{MAX} and V_{MIN} to I_{MAX} and I_{MIN}.
- 9. Added Capacitance table for CMTO and CPWM.

Ordering Information

* Contact factory for availability.



BENCHMARQ Microelectronics, Inc. 17919 Waterview Parkway Dallas, Texas 75252 Fax: (214) 437-9198

Tel: (214) 437-9195

Copyright © 1995, BENCHMARQ Microelectronics, Inc. All rights reserved. No part of this data sheet may be reproduced in any form or means, without express permission from Benchmarq. Benchmarq reserves the right to make changes in its products without notice.

Benchmarq assumes no responsibility for use of any products or circuitry described within. No license for use of intellectual property (patents, copyrights, or other rights) owned by Benchmarq or other parties is granted or implied.

Benchmarq does not authorize the use of its components in life-support systems where failure or malfunction may cause injury to the user. If Benchmarq components are used in life-support systems, the user assumes all responsibilities and indemnifies Benchmarq from all liability or damages.

Benchmarq is a trademark of BENCHMARQ Microelectronics, Inc.

Printed in U.S.A.